This site uses cookies.
Some of these cookies are essential to the operation of the site,
while others help to improve your experience by providing insights into how the site is being used.
For more information, please see the ProZ.com privacy policy.
This person has a SecurePRO™ card. Because this person is not a ProZ.com Plus subscriber, to view his or her SecurePRO™ card you must be a ProZ.com Business member or Plus subscriber.
Affiliations
This person is not affiliated with any business or Blue Board record at ProZ.com.
Services
Translation, Interpreting, Editing/proofreading, Voiceover (dubbing), Training
The GC5016 can also be configured in a transceiver mode as shown in Figure 3, where channels A and B function in up-conversion mode and channels C and D function in down-conversion mode. The channel details for A and B are identical to those described above for up-conversion mode and for C and D are identical to those above for down-conversion mode. Two input ports and two output ports are available each for the up-conversion channels and down-conversion channels. The input and output interfaces are identical to those described above for the up-conversion and down-conversion modes. Sumin is not available in transceiver mode.
GENERAL GC5016 FEATURES
Control Interface
Writing control information into control registers configures the GC5016. The control registers are grouped into eight global registers and 88 pages of registers, each page containing up to 16 registers. The global registers are accessed as addresses 0 through 0xf. Address 0x2 is the page register, which selects which page is accessed by addresses 0x10 through 0x1f. The contents of these control registers and how to use them are described later in this data sheet.
The registers are written to or read from using the C[15..0], A[4..0], CE, RD, and WR pins. Each control register has been assigned a unique address within the chip. This interface is designed to allow the GC5016 chip to appear to an external processor as a memory mapped peripheral (the pin RD is equivalent to a memory chip�fs OE pin). The chip supports both dual strobe (WR and RD) with a chip select (CE) and single strobe (CE) with a read/write (WR) control. Write timing can either be: 1) edge based where the data bus must be stable for a setup time before and a hold time after (CE | WR) goes high or 2) latch based where the data must be stable for a setup time before (CE and WR) goes low and a hold time after (CE | WR) goes high. There are four modes supported, with most testing done using edge with dual strobe.
The primary mode is edge timing based (WRMODE=0) with RD active and timing controlled by RD/WR. In this mode, an external processor (a microprocessor, computer, or DSP chip) can write into a register by setting A[4..0] to the desired register address, setting RD high, selecting the chip by setting CE low, then strobing WR low. The write cycle is active, while both CE and WR are low. Data on the C[15..0] is registered into the chip on the rising edge of WR. This is useful for processors that do not assure valid data when the write strobe goes active, but assure that the data is stable for the required setup time before the write strobe goes inactive. To read from a control register the processor must set A[0:4] to the desired address, select the chip with the CE pin, and then set RD low.
Project Management Institute, ISACA, Japan System Analyst Group
Software
N/A
Bio
An IT and management consultant specializing in business and technological fields. A five-year experience as a consultant at a "Big-5" firm, and a eight-year translation experience working for the U.S. Government. Currently active in the filed of project management as a PMI-certified PMP, particitating in several projects on publishing translated books.
MBA, the University of Hawaii, 1999.
Work experience at the Foreign Broadcast Information Service, 1989-1997.
Published Translations and Roles
"MONDAISHU PROJECT MANAGEMENT PROFESSIONAL" Shoeisha, 2004, ISBN 4-7981-0670-4 (Translation from PMP WORKBOOK, SYBEX, ISBN 0-7821-4240-0).
Trasnlation Team Leader.
"E-BUSINESS: ROADMAP FOR SUCCESS" Pearson Education, 2000, ISBN 4-89471-624-0 (Translation from the same title, Addison-Wesley, ISBN 0-201-60480-9).
Translation Team Leader
Translation from "EXAM CRAM 2 PMP (ISBN 0-789-73037-5), " Shoeisha (ongoing) .
Core Member
"PMBOK GUIDE 2004," Project Management Institute, (ongoing)
Project Manager and Core Member
Keywords: MBA, PMP, project management, IT, KPMG, consulting, government, federal government, state department, political. See more.MBA, PMP, project management, IT, KPMG, consulting, government, federal government, state department, political, business, military, defense, e-business, CRM, ERP, KM, knowledge management, strategy. See less.
Expertise